Journal of Radio Electronics. eISSN 1684-1719. 2026. ¹4
Full text in Russian (pdf)
DOI: https://doi.org/10.30898/1684-1719.2026.4.14
Designing an integer frequency synthesizer
using 180 nm CMOS technology “Micron”
A.Y. Evlampev
National Research Nuclear University MEPhI (Moscow Engineering Physics Institute)
115409, Russia, Moscow, Kashira Hwy, 31
The paper was received February 16, 2026.
Abstract. Nowadays, it is particularly important to replace key components of connecting devices, such as frequency synthesizers, with domestic alternatives. The article demonstrates the implementation of the prototype topology of a PLL integrated circuit based on the currently available 180 nm CMOS technology using the production cycle of JSC Micron. In conjunction with an external voltage-controlled generator, the microcircuit forms an integer frequency synthesizer. The prototype can be used to evaluate the suitability of this technology for designing integer frequency synthesizers with an input frequency of up to 1 GHz. The article contains tables with the results of modeling the main frequency synthesizer blocks and timing diagrams. The maximum comparison frequency is 200 MHz, the operating frequency of the main and reference dividers is 1 GHz, the output current of the charge-discharge block can be adjusted by an external current-setting resistor, and there is a function to switch the microcircuit to reduced power consumption based on an external signal. The topology frame dimensions are 1.15 mm by 1.15 mm. Further measurement of the microcircuit will allow the technological capabilities of the factory and the accuracy of the models provided to be assessed.
Key words: frequency synthesizer, microwave electronics, integrated circuit, PLL.
Financing: The production of the integrated circuit was funded by the federal budget as part of the Russian Federation's State Program “Scientific and Technological Development of the Russian Federation.”
Corresponding author: Evlampev Andrey Yurevich, evlampev.andrew@mail.ru
References
1. Behzad Razavi RF Microelectronics. – Second Edition. – New York: Hamilton Printing Company, 2011 – 916 c.
2. Ye S., Jansson L., Galton I. A multiple-crystal interface PLL with VCO realignment to reduce phase noise // IEEE Journal of Solid-State Circuits. – 2002. – Ò. 37. – ¹. 12. – Ñ. 1795-1803.
3. Guo H., Wang X., Kwasniewski T. Spur analysis and reduction of edge combining DLL-based frequency multiplier // 2013 26th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE). – IEEE, 2013. – Ñ. 1-4.
4. Casha O. et al. Analysis of the spur characteristics of edge-combining DLL-based frequency multipliers // IEEE Transactions on Circuits and Systems II: Express Briefs. – 2009. – Ò. 56. – ¹. 2. – Ñ. 132-136.
5. Ryzhkov A.V., Popov V.N. Sintezatory chastot v tekhnike radiosvyazi. – Gosudarstvennoe unitarnoe predpriyatie nauchno-tekhnicheskoe izdatel'stvo “Radio i svyaz”, 1991.
6. Razavi B. Design of CMOS phase-locked loops: from circuit level to architecture level. – Cambridge University Press, 2020.7. Banerjee D. Using a programmable input multiplier to minimize integer boundary spurs // Texas Instruments, Dallas, TX, USA, Tech. Rep. SNAA289. – 2016.
7. LMX2820 22.6-GHz Wideband PLLatinumTM RF Synthesizer With Phase Synchronization and JESD204B Support. – URL: https://www.ti.com/product/LMX2820
8. Hajimiri A. Noise in phase-locked loops // 2001 Southwest Symposium on Mixed-Signal Design (Cat. No. 01EX475). – IEEE, 2001. – Ñ. 1-6.
9. Brennan R. Analyzing, optimizing and eliminating integer boundary spurs in phase-locked loops with VCO at up to 13.6 GHz // Analog Dialogue. – 2015. – Ò. 49. – ¹. 8. – Ñ. 1-3.
For citation:
Evlampev A.Y. Designing an integer frequency synthesizer using 180 nm CMOS technology “Micron” // Journal of Radio Electronics. – 2026. – ¹. 4. https://doi.org/10.30898/1684-1719.2026.4.14 (In Russian)