Kotelnikov Institute of Radio Engineering and Electronics of RAS Русский Sign in Submit a paper
Journal of Radio Electronics Online scientific journal · eISSN 1684-1719
2003, № 10

A Noise Reduction Algorithm Suitable for Hardware Implementation

Vladimir Radenkovic1, Miodrag Temerinac2, Nikola Teslic1, Miroslav Popovic1

1 University Novi Sad, Faculty Engeenering, Fruskogorska 11a, 21000 Novi Sad, Serbia & Montenegro, MNE
2 Micronas GmbH, Hans Bunte Str. 9, Freiburg, Germany, Germany
Full text EDN MSPPTZ

Abstract

In recent years there have been a lot of research and development activities, in both industry and academia, in area of image processing and in noise reduction in particular. However, there is a need for more research efforts in this area because most of the proposed algorithms are to complex for the implementation on embedded platforms, which typically have very limited resources. This paper should be viewed as a contribution to these efforts. In the paper we propose new algorithm and its hardware implementation for the impulse noise reduction filter for the satellite TV picture. This space 2D filter processes the picture in real-time. Its structure is based on median filter and it operates by replacing the noise damaged pixels with values calculated by median filter 3x3. To determine whether a pixel is a noise damaged or not, morphological functions are applied, and because of this the filter was named NMF (New Morphological Filter). The filter equally well reduces the real impulse noise present in a satellite TV picture, in real-time, as it does the salt and paper type of impulse noise. The algorithm hardware implementation was done in FPGA (Field Programming Gate Array) integrated circuit. The NMF's quality is low mathematical complexity, small demand for hardware resources, a large signal to noise ratio, as well as fine preservation of both edges and tiny details in the filtered picture.

  • morphological filter
  • noise reduction
  • satellite TV
  • hardware implementation
  • fpga
  • Salt and paper
  • image processing
  • Mathematical complexity

For citation

Radenkovic Vladimir, Temerinac Miodrag, Teslic Nikola, Popovic Miroslav A Noise Reduction Algorithm Suitable for Hardware Implementation // Journal of Radio Electronics. – 2003. – No. 10.

References

  1. Data Sheet, Altera FLEX 10K Embended Programmable Logic Family Altera Corporation San Hose California USA May 1998.
  2. J. Pitas, A. Venetsanopoulos Order Statistics in Digital Image Processing, Proceedings of the IEEE, vol. 80. No. 12. Dec. 1992.
  3. J.Pitas, A.Venetsanopoulos, Adaptive filters based on order statistics, IEEE Trans. Signal Process., vol. 39, pp.518-522, Feb. 1991.
  4. M.Juhola, J.Katajainen, T.Raita, Comparison of algorithms for standard median filtering, IEEE Trans. Signal Process., vol. 39, pp. 204-208, Jan. 1991.
  5. D.S.Richards, VLSI median filters, IEEE Trans. Acoust. Speech Signal Process. Vol. 38, pp. 145-153, Jan. 1990.
  6. S.Ranka, S.Sahni, Efficient serial and parallel algorithm for median filtering, IEEE Trans. Signal Process., vol 39, pp 1462-1466, June 1991.
  7. D.Eberly, H.Longbotham, J.Aragon, Complete classifisation of roots to one-dimensional median and rank-order filters, IEEE Trans. Signal. Process., vol.39, pp. 197-200, Jan. 1991.
  8. Z. Wang, D. Zhang, Progressive Switching Median Filter for the Removal of Impulse Noise from Highly Corrupted Images, IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Process., vol. 46, no. 1., Jan. 1999.
  9. H. Hwang, R. A. Haddad, Adaptive Median Filters: New Algorithms and Results IEEE Trans. on Image Process., vol 4, no. 4, April 1995.
  10. C. J. Juan, Modified 2D Median Filter for Impulse Noise Suppression in a Real-Time System, IEEE Transactions on Consumer Electronics, vol. 41, no. 1, Feb. 1995.
  11. P. M. Narendra, A separabile median filter for image noise smoothing, IEEE Trans. Pattern Anal. Machine Intell., vol. 3, pp. 20-29, Jan. 1981.
  12. G. Arce, N. C. Gallagher, Stohastic analysis for the recursive median filter process. IEEE Trans. Inform. Theory, vol. 34, pp. 669-679, July 1988.
  13. P. Maragos, R. Schafer, Morphological Filters-Part I: Their Set-Theoretic Analysis and Relations to Linear Shift-Invariant Filters, IEEE Transactions ASSP vol. 35. no. 8, pp. 1153-1169, August 1987.
  14. P. Maragos, R. Schafer, Morphological Filters-Part II: Their Relations to Median, Order-Statistic, and Stack Filters, IEEE Transactions ASSP vol. 35. no. 8, pp. 1170-1184, August 1987.
  15. P. Maragos, A Representation Theory for Morphological Image and Signal Processing, IEEE Transactions PAMI, vol. 11. no. 6, pp. 586-599, June 1989.
  16. J.Gil, M. Werman, Computing 2-D Min, and Max Filters, IEEE Transactions PAMI, vol. 15. no. 5, pp. 504-507, May 1993.
  17. R. Jones, I. Svalbe, Algorithms for the Decomposition of Gray-Scale Morphological Operations, IEEE Transactions PAMI vol. 16. no. 6, pp. 581-588, June 1994.
  18. A.Kundu, S.K.Mitra, P.P.Vaidyanathan, Application of Two-Dimensional Generalized Man Filtering for Removal of Impulse Noise from Images, IEEE Transactions on Acoustic, Speech, Signal Processing, vol.32,pp. 600-609, June 1984.
  19. R.Berstein, Adaptive Nonlinear Filters for Simultaeous Removal of Different Kinds of Noise in Images,IEEE Transactions on Circuits and Systems, pp. 1275-1291, nov. 1987.
  20. E. Abreu, M. Lightstone, S. Mitra, K. Arakawa, A New Efficient Approach for the Removal of Impulse Noise from Highly Corrupted Images, IEEE Trans. on image processing, vol. 5., no. 6, June 1996.
  21. O. Egger, W. Li, M. Kunt, High Compression Image Coding Using an Adaptive Morphological Subband Decomposition, Proceedings of the IEEE, vol. 83. no. 2, Feb. 1995.
  22. Altera MAX + plus II VHDL ver. 8.3, Altera Corporation, San Jose California USA, December 1996.
  23. Altera MAX + plus II Getting Started, Altera Corporation, San Jose California USA, September 1997.
  24. K. Skahill, VHDL for programmable logic, Addison-Wesley Publishing Company inc., Mentlo Park California USA, 1996.
  25. Preliminary Data Sheet VPC 3205C, VPC 3215 C Video Processor Family Micronas Freiburg Germany, August 1997.
  26. Preliminary Data Sheet DDP 3310B Display and Deflection Processor Micronas Freiburg Germany, May 1998.